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Abstract— To detect the DC faults for MMC based DC grids 
using overhead line transmission, many protection methods in 
phase-domain have been proposed. These existing protection 
methods suffer from incomplete function, weak theoretical basis 
and sensitivity to fault resistance and noise disturbance. To 
overcome these shortcomings, this paper proposes an improved 
DC fault protection algorithm using the modal-domain 
approach for the MMC based overhead DC grids, which 
decouples interaction between positive and negative poles and 
mitigates the strong frequency-dependency of the characteristic 
impedance in phase-domain. The DC fault equivalent circuits 
are established in modal-domain and the fault characteristics 
during the initial stage are analysed. Based on the 
modal-domain analysis, the line-mode reactor voltage which 
combines fault characteristics of negative and positive reactor 
voltages, is employed to identify the internal faults. The 
zero-mode reactor voltage which enlarges the differences 
between faulty and healthy poles, is employed to select the 
faulted pole. This method is robust to fault resistance and noise 
with high detection speed. In addition, it is not affected by power 
reversal, AC faults and DCCB operation, which are validated 
and evaluated by simulations in PSCAD/EMTDC. 
 
Index Terms— MMC-HVDC grids, DC fault detection, 
modal-domain analysis, phase-modal transformation, anti-noise.  
I. INTRODUCTION 
The modular multilevel converter (MMC) based DC grids 
have been a preferred solution to integrate bulk renewable 
energy over long distance [1]-[3]. Recently, the State Grid 
Corporation of China (SGCC) is constructing the ±500 kV 
Zhangbei DC grid, which transmits large-scale wind power 
using the overhead lines (OHL) [4]. Comparing with the 
point-to-point HVDC transmission systems, each converter of 
DC grids will feed current to the fault point during DC faults, 
leading to higher fault current [5]. To avoid damage of power 
electronic devices and guarantee reliable power supply for 
healthy parts, DC circuit breakers (DCCB) are implemented 
to isolate the faulted lines [6]. Taking Zhangbei project as an 
example, the DCCBs are required to interrupt 25kA DC fault 
current within 6ms [7], which puts forward stringent speed 
requirements for the DC fault protection algorithm. 
With regard to the protection design of MMC based DC 
grids, the traveling-wave (TW) methods in time-domain are 
mostly employed to identify internal and external faults, such 
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as the rate of change of current (ROCOC) [8], the rate of 
change of voltage (ROCOV) [9], the wave peak [10] methods 
and so on. As pointed out in [11], the amplitudes of the 
traveling-waves will attenuate under large fault resistance, 
particularly for pole-to-ground (PTG) faults. Besides, the 
initial wave front and wave peak are difficult to be detected 
encountering noise disturbance. To improve the robustness to 
fault resistance, the wavelet transform (WT) in the 
time-frequency domain can be adopted to extract the 
high-frequency components [7][11].  
When a DC fault occurs, the sharp wave front of traveling 
wave induced from the fault point will be smoothed at the 
current-limiting reactors (CLR). Considering this boundary 
effect, some boundary protection approaches taking 
advantage of DC current-limiting reactors are proposed. 
Reference [7] proposes a transient voltage based DC fault 
detection method on the basis of the high-frequency 
characteristics difference between the converter and line sides 
of CLRs. References [12] and [13] propose protection 
methods based on DC reactor voltage change rate (RVCR) 
and DC reactor voltage of faulted pole (RVOFP) respectively. 
The voltages across the CLRs are employed as an indicator.  
According to [14], the aforementioned protection methods 
can be classified into phase-domain methods. The advantages 
and disadvantages of them are listed in Table 1 (some 
methods may belong to multiple categories). As can be seen, 
the traveling wave methods are sensitive to fault resistance. 
The WT methods may bring about additional calculation 
delay and burden when the decomposition layer is high. The 
DC reactor based methods suffer from incomplete functions. 
In addition, due to the strong frequency-dependency of the 
characteristic impedance in overhead lines, these 
phase-domain methods are difficult to conduct a 
comprehensive fault analysis, especially under asymmetrical 
PTG faults, which makes them lack of theoretical basis. 
To address the shortcomings of phase-domain methods, the 
phase-modal transformation (PMT) is employed to decouple 
the dependency of the poles of transmission lines and the fault 
analysis under modal-domain is carried out to design the 
protection schemes. In [15][16], modal-domain is selected to 
improve the performance of fault detection algorithms, such 
as the capability of the faulted pole selection and the 
robustness to fault resistance. In [15], the line-mode backward 
travelling-wave voltage associated with WT modulus 
maximum (WTMM) is adopted. However, a sampling 
frequency as high as 1MHz is required. A lifting WT based 
protection is proposed in [16]. The line-mode travelling-wave 
voltage with four decomposition layers is calculated to detect 
the arrival of wave fronts accurately. However, due to the four 
decomposition layers of WT, the time delay and 
computational burden is high. The analysis of these existing 
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modal-domain methods is also concluded in Table 1. 
To overcome the challenges of the aforementioned 
methods, a fast and reliable protection scheme based on 
modal-domain analysis is proposed for MMC based DC grids 
using overhead line transmission. The contributions of the 
proposed method are as follows: 
1) The PTG and PTP fault analysis under modal-domain 
are conducted respectively, which mitigates the dependency 
of positive and negative poles of overhead lines in 
phase-domain and improves the capability of the faulted pole 
selection and endurance to fault resistance. Compared with 
the phase-domain methods, this paper provides a solid 
theoretical foundation for the PTG faults. 
2) The modal components of reactor voltages are selected 
to design the fault detection algorithm. The line-mode reactor 
voltage is employed to identify the external and internal faults. 
The zero-mode reactor voltage is employed to select the 
faulted pole. This method can reduce the computational 
burden greatly compared with the WT based methods and the 
existing modal-domain methods. 
The remainder of the paper is structured as follows. Section 
II derives the equivalent fault network of DC grid under 
modal-domain. Fault analysis under modal-domain is 
conducted in section III. Then, the overall protection scheme 
is proposed in section IV. Finally, the effectiveness and 
robustness of the proposed method are verified under 
extensive cases in section V and VI. 
 
Table 1  Overall comparison of typical protection schemes and the improvement in the proposed method 
Protection methods Advantages Disadvantages 
Phase-domain based 
methods 
The traveling-wave methods based 
on time-domain analysis 
(for instance [8][9][10]) 
1. Simple concept and widely 
implemented. 
2. Almost no computation is 
required. 
1. The sharp wave front will attenuate with large 
resistance, particularly for PTG faults. 
2. Difficult to detect the initial wave front and wave 
peak under noise disturbance. 
The WT methods based on 
time-frequency domain analysis 
(for instance [7][11]) 
1. WT is employed to extract the 
high-frequency components 
efficiently. 
1. High computational burden and long time delay 
due to the cascaded filtering and multi-scale 
decomposition [8]. 
2. Weakness to noise. 
DC reactor based methods 
(for instance [12][13]) 
1. Simple implementation and low 
computational burden. 
2. Work well for faults with high 
resistance [12] or different fault 
types [13]. 
1. Sensitivity to fault type or resistance. 
2. Lack of detailed fault characteristic analysis for 
PTG faults. 
3. Impacts of noise are not discussed in detail. 
Existing 
modal-domain 
based methods 
The line-mode backward voltage TW 
based on WTMM 
(for instance [15][16]) 
1. WT is employed to detect arrival 
of wave fronts accurately.  
2. Robustness to noise. 
3. Work well for faults with high 
resistance and different fault types. 
1. High computational burden with four 
decomposition scales of WT. 
2. High sampling frequency (1MHz) is required [15]. 
Improvement in the proposed  
modal-domain based method 
1. Endurance to fault resistance. 
2. Robustness to noise. 
3. Able to select the faulted pole. 
4. High speediness for fault detection. 
5. Low computational burden with lower sampling frequency. 
6. Strong theoretical basis for both PTP and PTG faults. 
II. EQUIVALENT FAULT NETWORK OF MMC BASED DC GRID 
UNDER MODAL-DOMAIN 
Fig. 1 shows a typical topology of half-bridge MMC based 
DC grid [16]. The hybrid DCCBs are implemented to 
interrupt the DC fault current. To suppress the rise rate of fault 
current, the current-limiting reactors are installed on the 
overhead lines (OHL) [17]. This system adopts the symmetric 
monopole structure and the OHL adopts the 
frequency-dependent model. 
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Fig. 1.  The topology of MMC based DC grid. 
A. Equivalent Model of Half-bridge MMC 
During fault initial stage, the discharge current of MMC 
capacitors dominates fault current. The impact of AC source 
on fault current can be ignored [18]. Referring to [19], the 
simplified equivalent model of MMC can be obtained, as 
shown in Fig. 2.  
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Fig. 2.  The MMC equivalent model. 
In Fig. 2, Ceq=6C/N, Leq=2/3L, Req=2/3R. Where C, L and R 
represent the sub-module capacitance, arm inductance, arm 
resistance respectively. N and LT denote the sub-module 
number per arm and the current-limiting reactor.  
B. The Overhead Transmission Line Equivalent Model 
Fig. 3 shows the distributed parameter model of OHL [20]. 
Cg0 and Cl0 denote the grounding capacitor and phase 
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capacitor per unit length respectively. And L0mn, R0mn, and 
M0mn denote the self-inductance, resistance and mutual 
inductance of line mn per unit length respectively. 
ip L0mndx 
 
in
R0mndxm+ n+
L0mndx R0mndx
M0mndx
Cg0dx
Cl0dx
Cg0dx
m- n-
 
 
M0mndx
 
Fig. 3.  The detailed distributed parameter model of overhead line. 
The typical value of line capacitance (grounding capacitor 
and phase capacitor) and sub-module equivalent capacitance 
are 0.01μF and 1×102μF respectively [21]. Thus, the 
discharge current from sub-module capacitors is much larger 
than that of line capacitor. Hence, the line capacitor can be 
ignored and the OHL model is simplified to a RL series circuit, 
as shown in Fig. 4. 
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Fig. 4.  The simplified equivalent model of overhead transmission line. 
In Fig. 4, Lmn, Rmn, and Mmn denote the self-inductance, 
resistance and mutual inductance of line mn respectively. The 
subscripts “m” and “n” represent node m and node n; 
subscripts “p” and “n” represent positive and negative pole. 
According to KVL, it can be obtained: 
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In order to decouple the dependency of the poles of 
transmission lines under PTG faults, phase-modal 
transformation is employed, as shown in equation (2) [22]. 
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where xp and xn represent the positive and negative pole values. 
x0 and x1 represent the zero-mode and line-mode values. 
Applying the phase-modal transformation to equation (3), it 
can be obtained: 
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where subscripts “1, 0” represent the line-mode and 
zero-mode components respectively. Equation (3) 
demonstrates that an asymmetric coupled equivalent network 
can be decomposed into two symmetric decoupled networks 
by the phase-modal transformation. The line-mode and 
zero-mode equivalent model of OHL under modal-domain are 
shown in Fig. 5. 
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(a) Line-mode circuit 
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Fig. 5.  The line-mode and zero-mode circuit of overhead transmission line. 
C. Fault Network of DC Grid in Modal-domain 
Based on the equivalent models of MMC and OHL, the 
model of four-terminal DC grid can be obtained, as shown in 
Fig. 6. Suppose a fault happen at n of OHL12 (F12) (0<n<1). 
During the fault wave propagation stage, the CLR and line 
inductance provide higher impedance characteristics, 
comparing with line resistances. Thus, the line resistance and 
arm resistance are ignored [12]. The un-faulted OHL14 and 
OHL23 are equivalent to two voltage sources with the voltage 
of V14 and V23, where Ceq14 and Ceq23 are the equivalent 
capacitances of the terminal of OHL14 and OHL23 
respectively, as shown in Fig. 7[12]. Thus, the simplified 
equivalent fault network during fault initial stage can be 
obtained, as shown in Fig. 7(a). The line-mode and zero-mode 
networks under modal-domain are depicted in Fig. 7 (b) and 
Fig. 7 (c) respectively. 
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Fig. 6.  The fault equivalent network of the symmetric monopole system under PTP faults. 
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(a) Simplified system equivalent network at F12 
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(b) Line-mode equivalent network at F12 (c) Zero-mode equivalent network at F12 
Fig. 7.  The simplified equivalent network of system with a fault at F12.  
III. FAULT ANALYSIS OF MMC BASED DC GRID UNDER 
MODAL-DOMAIN 
A. PTG Fault Analysis under Modal-domain  
1) Fault Analysis under Internal PTG Faults  
Taking CB12 for an example, applying a positive PTG 
(P-PTG) fault at F12, the fault boundary condition is ifn=0, 
Vfp=0. Based on the phase-modal transformation, the fault 
boundary condition can be re-written as: 
 
0f 1 f 0
f 1 f 0
V V
i i
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

  (4) 
It can be seen from the above fault boundary condition that 
the zero-mode network is connected with the line-mode 
network in series. Thus, the composite mode network under 
modal-domain can be obtained, as shown in Fig. 8. 
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Fig. 8.  The composite mode network under internal P-PTG faults.  
Assuming the value of each CLR is VT and the instantaneous 
MMC DC terminal voltages at fault instant are Vdcn (the rated 
DC voltage). Thus, the instantaneous values at fault instant of 
line-mode and zero-mode voltage across LT12 (V
0 
L12_1 and V
0 
L12_0) 
can be calculated (the reference direction of positive and 
negative reactor voltage is shown in Fig. 2): 
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where the inductances L1, L2, L3 and L4 can be expressed as: 
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From equations (5)-(6), it can be concluded: 
a) V
0 
L12_1 is positive and large under internal P-PTG faults. 
b) V
0 
L12_0 is positive under internal P-PTG faults. 
Similarly, for internal N-PTG faults, V
0 
L12_1 and V
0 
L12_0 can also 
be calculated as: 
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Equation (7) indicates that V
0 
L12_0 is negative under internal 
N-PTG faults. 
2) Fault Analysis under External PTG Faults 
Apply P-PTG faults at F1 (backward external fault) and at 
F2 (forward external fault) respectively. The composite mode 
networks under modal-domain at F1 and F2 are presented in 
Fig. 9.  
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(b) The composite mode network at F2 
Fig. 9.  The composite mode networks under external P-PTG faults. 
For F1 and F2, V
0 
L12_1 and V
0 
L12_0 can be obtained: 
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where the inductances L5-L8 can be expressed as: 
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From equations (5)-(9), it can be concluded: 
a) V
0 
L12_1 under backward external fault (F1) is negative while 
V
0 
L12_1 under forward external fault (F2) is positive. 
b) V
0 
L12_1 under internal PTG faults (F12) is larger than that 
under internal PTG faults (F2).  
B. PTP Fault Analysis under Modal-domain  
For PTP faults, the fault boundary condition is Vfn=Vfp, 
ifp+ifn=0. Using the phase-modal transformation, it can be 
re-written as: 
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Based on the above fault boundary condition, the composite 
mode network under internal PTP faults can be obtained, as 
shown in Fig. 10. 
V
0 
L12_1 and V
0 
L12_0 under internal PTP faults are: 
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Equation (11) indicates that the V
0 
L12_0 is equal to zero under 
internal PTP faults. For external PTP faults, such as F1 and F2, 
V
0 
L12_1 can also be calculated by the composite mode network. 
The conclusion can be obtained: 
a) V
0 
L12_1 under backward external fault (F1) is negative while 
V
0 
L12_1 under forward external fault (F2) is positive. 
b) Due to the boundary effect of CLR on the change rate of 
fault current, the amplitude of V
0 
L12_1 under F2 is smaller than 
that of V
0 
L12_1 under F12.  
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Fig. 10.  The composite mode network under internal PTP faults.  
IV. THE OVERALL PROTECTION SCHEME BASED ON 
LINE-MODE AND ZERO-MODE REACTOR VOLTAGE 
A. Fault Detection based on Line-mode Reactor Voltage 
Based on above modal-domain analysis, the characteristics 
of V
0 
Lmn_1 under different faults can be obtained, as shown in 
Table 2. 
Table 2  The characteristics of V
0 
Lmn_1 under different faults 
Fault position 
V
0 
Lmn_1    
Polarity Amplitude 
internal faults Positive Large 
external 
faults 
reverse Negative / 
forward Positive Small 
During fault initial stage (within 0.5ms subsequent to DC 
faults), though voltages of sub-module capacitors decrease, 
line-mode reactor voltages under backward external faults are 
always negative but positive under forward faults. Meanwhile, 
line-mode reactor voltages under forward external faults are 
always smaller than those under internal faults, due to the 
boundary effect of CLR. Thus, the fault detection criterion for 
relay CBmn can be designed using the line-mode reactor 
voltage of line mn (VLmn_1): 
 _Lmn 1 setV V   (12) 
where Vset is the threshold for fault detection. As can be seen 
from equation (2), the line-mode reactor voltage combines the 
fault characteristics of negative and positive reactor voltages. 
For PTG faults, negative and positive reactor voltages under 
internal faults are both larger than those under external faults. 
Thus, line-mode reactor voltage enlarges the differences 
between internal and external faults, therefore improving the 
robustness for fault detection. 
B. Faulted Pole Selection based on Zero-mode Reactor 
Voltage  
Table 3 represents the characteristics of voltage V
0 
L12_0 based 
on modal-domain analysis for internal faults. As can be seen, 
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the polarity of V
0 
L12_0 for each fault type is unique and it will 
remain constant during fault initial stage. Thus, the faulted 
pole selection criterion for relay CBmn can be designed using 
the zero-mode reactor voltage of line mn (VLmn_0): 
 
_
_
_
-
-
Lmn 0
Lmn 0
Lmn 0
V P PTG faults
V PTP faults
V N PTG faults

 

   

  
   
 (13) 
where λ is a positive coefficient and the specified value can be 
obtained by the simulations. 
Table 3  The characteristics of V
0 
L12_0 for internal faults 
Fault type 
V
0 
L12_0 
Amplitude Polarity 
PTP faults 0 / 
P-PTG faults 
dcn
dcn
// //
// //
// //
// //
T 2 3 4
1 2 3 4 3
T 1 3 4
2 1 3 4 3
L V L L L
L L L L L
L V L L L
L L L L L


 

 
 
positive 
N-PTG faults 
dcn
dcn
- // //
// //
- // //
// //
T 2 3 4
1 2 3 4 3
T 1 3 4
2 1 3 4 3
L V L L L
L L L L L
L V L L L
L L L L L


 

 negative 
C. The Modified Criteria with Anti-Noise Capability 
Noise is an interference source signal generated from the 
equipment or system. Signal noise ratio (SNR) is commonly 
employed to represent the relationship between original signal 
and noise signal: 
 10lg (db)s
noise
P
SNR
P
   (14) 
where Ps is the power of original signal and Pnoise is the power 
of noise. 
For DC grid system shown in Fig. 1, the waveform of DC 
voltage Vdc12 with 20db noise is shown in Fig. 11.  
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Fig. 11.  The waveform of DC voltage added 20db noise. 
In Fig. 11, the measurement of the original DC voltage 
signal will be affected by noise.  
As pointed out by [23], the mean value of white noise is zero. 
To mitigate the impact of noise, the integral method is 
employed to modify the criterion: 
 ( ) ( )
0
wT
Lmn _1 0 Lmn _1 0V V dt    (15) 
where Tw is the time window for integral process. To guarantee 
the reactor voltage constantly rise during the integral process, 
Tw is selected as 0.5ms in this paper. 
The waveforms of integration of voltage VL12_1 (∫VL12_1) 
without noise and with 20db noise are shown in Fig. 12. As can 
be seen, the integral method can be adopted to improve the 
robustness to noise.  
 ( ) ( )
0
wT
Lmn _1 0 Lmn _1 0V V dt    (16) 
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Fig. 12.  Waveforms of ∫VL12_1 without noise and with 20db noise. 
The modified criterion for the selection of the faulted pole 
using the integral method is expressed as: 
 
_
_
_
-
-
Lmn 0 set
set Lmn 0 set
Lmn 0 set
V P PTG faults
V PTP faults
V N PTG faults

 

   


  

  



 (17) 
where λset is the threshold for the faulted pole selection and the 
determination of λset will be conducted in section V.A. 
To determine the beginning time of the integral process, the 
rate of change of DC voltage (ROCOV) is employed as the 
fault start-up element. The subsequent protection will be 
activated when the following equation holds true: 
 dc VdcdV dt D  (18) 
where DVdc is the setting threshold of the start-up element and 
the determination of DVdc will be conducted in section V.A. 
D. The Flow Chart of the Overall Protection Scheme 
Based on the above analysis, the overall protection scheme 
can be obtained, as shown in Fig. 13.  
Y
Normal State
|dVdc/dt|>DVdc?
Y Y
P-PTG N-PTG
 VLmn_1>usetp?  VLmn_1>usetn?
Y
 VLmn_1>usetd?
PTP
N
N N
Y Y Y
The DCCBs on the Line mn are tripped
N
 VLmn_0>λset？ -λset< VLmn_0<λset？ VLmn_0<-λset？
 
Fig. 13.  The flow chart of the proposed protection method. 
Once the criterion (18) holds true, the fault start-up element 
will be activated and the subsequent protection scheme will be 
conducted. In Fig. 13, usetp(n) and usetd represent the setting 
thresholds of ∫VLmn_1 under PTG and PTP faults respectively. 
Considering that there exist different setting thresholds for 
fault detection under different fault types, such as usetp(n) and 
usetd, the faulted pole will be selected first. On detecting 
∫VLmn_0 >λset and ∫VLmn_1 > usetp, an internal P-PTG fault is 
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identified. On detecting ∫VLmn_0 <- λset and ∫VLmn_1 > usetn, an 
internal N-PTG fault is identified. On detecting -λset <∫VLmn_0 < 
λset and ∫VLmn_1 > usetd, an internal PTP fault is identified.  
V. SIMULATION AND VERIFICATION  
In order to verify the feasibility and effectiveness of the 
proposed method, a ±500kV four-terminal MMC based DC 
grid shown in Fig. 1 is built in PSCAD/EMTDC. The 
current-limiting reactor is selected as 0.15H [6]. The other 
converter parameters are listed in Table 4. MMC1 controls the 
DC link voltage while other converters control the transmitted 
power.  
Table 4  Parameters of each converter station 
Converter MMC1 MMC2 MMC3 MMC4 
arm inductance / mH 96 144 115 192 
sub-module capacitor / mF 15 10 12.5 8 
sub-module number / N 200 200 200 200 
rate power / MW 3000 2000 2500 1500 
A. Determination of Setting Value  
Taking the relay of CB12 as an example, the threshold 
setting calculation will be conducted as follows.  
1) Threshold Setting for Start-up Element  
To determine the beginning time of the integral process 
(∫VLmn_1), the rate of change of DC voltage (dVdc/dt) is 
employed as the fault start-up element. The fault start-up 
element can be activated when dVdc/dt < DVdc. The principle to 
select the DVdc is as follows: 
DVdc should be selected to avoid activation during normal 
operation and it should be activated during DC fault conditions. 
Thus, to cover all internal faults, DVdc should be larger than the 
observed maximum value of dVdc/dt during internal faults. 
However, to enable fast detection, the selection of DVdc should 
leave a margin so that the protection scheme can be activated 
as soon as possible. 
Based on the above principle, taking DCCB 12 as an 
example, scan different DC bus faults and line faults along 
OHL12 and OHL 41. Then, the voltage derivatives dVdc/dt 
under DC faults are obtained in Table 5. 
In Table 5, the R-PTP and R-PTG represent the PTP fault 
with 200Ω fault resistance and PTG fault with 200Ω fault 
resistance respectively. As shown in Table 5, for internal faults, 
the maximum value of dVdc/dt is -1200kV/ms. Based on the 
above principle, DVdc should not exceed -1200kV/ms. Besides, 
to activate the following protection scheme as fast as possible, 
DVdc is selected as -200 kV/ms. 
2) Threshold Setting for Faulted Pole Selection 
According to (17), the positive coefficient λset should satisfy 
the following requirements to select the faulted pole: For PTP 
faults, |∫V Lmn_0| should be much smaller than λset. In addition, 
∫VLmn_0 should be much larger than λset for P-PTG faults but 
much smaller than - λset for N-PTG faults, as illustrated in Fig. 
14. 
PTP 
-λset 0
 V Lmn_0N-PTG P-PTG 
λset  
Fig. 14. The principle to select the positive coefficient λ. 
Based on the above principle, taking DCCB12 as an 
example, scan different DC line PTP and P-PTG faults along 
OHL12 respectively. Then, ∫V L12_0 under different DC faults 
are obtained in Table 6. 
Table 5  Measured values of dVdc/dt under different DC faults(kV/ms) 
Faults 
F1 The head of OHL14 The end of OHL14 
PTP R-PTP PTG R-PTG PTP R-PTP PTG R-PTG PTP R-PTP PTG R-PTG 
dVdc/dt (kV/ms) -1117 -612 -210 -170 -2103 -600 -200 -100 -1174 -121 -68 -30 
Faults 
The head of OHL12 The end of OHL12  
PTP R-PTP PTG R-PTG PTP R-PTP PTG R-PTG     
dVdc/dt (kV/ms) -7000 -5014 -2543 -1577 -4044 -3132 -1899 -1200     
Table 6 the simulation values of ∫V L12_0 under different DC faults 
Location  
∫V
 
L12_0 
Metallic PTP faults PTP faults with 200Ω resistance Metallic PTP faults PTP faults with 200Ω resistance 
The head of OHL12 -0.00353 -0.00351 102 62 
1/4 of OHL12 -0.00384 -0.00183 106 64 
1/2 of OHL12 0.00393 0.00396 124 60 
3/4 of OHL12 0.00752 0.00755 110 63 
The end of OHL12 0.01085 0.01087 110 68 
 
As can be seen from Table 6, |∫V Lmn_0| under PTP faults are 
very close to zero. In addition, ∫V Lmn_0 under P-PTG faults with 
200Ω resistance are around 60 kV*ms. Thus, λset can be 
obtained: λset =krel×60. In this paper, krel is selected as 1/3. 
Finally, λset can be calculated as 20 kV*ms.  
3) Threshold Setting for Fault Detection 
Vset should be smaller than the minimum value under 
internal faults but larger than the maximum value under 
external faults. For relay CB12, the maximum value under 
external faults can be obtained under F2 fault. Applying 
metallic PTP and P-PTG faults at F2 respectively, the 
simulation values of ∫VL12_1 are 239 kV*ms (for PTP faults) and 
45 kV*ms (for P-PTG faults) respectively. Considering 200Ω 
resistance and a certain margin, Vsetd (for PTP faults) and Vsetn(p) 
(for P-PTG faults) are selected as 275 kV*ms and 68 kV*ms. 
B. Simulation Analysis for Different Faults 
1) Simulation Analysis under PTP Faults 
At 2.0s, a metallic PTP fault is applied at 25% of OHL12 
and the simulation waveforms are shown in Fig. 15. 
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Fig. 15.  Simulation waveforms of voltage and current under a metallic PTP 
fault. 
As shown in Fig. 15 (a), the ROCOV is smaller than -200 
kV/ms. Thus, the start-up element is activated. In Fig. 15 (b) 
and Fig. 15 (c), -20 kV*ms < ∫VL12_0 < 20 kV*ms, and 
∫VL12_1>275 kV*ms. Hence, it is deemed to be an internal PTP 
fault. In Fig. 15 (d), the fault current I12 rapidly rises to around 
6kA. Subsequent to trip of DCCB12, the current I12 begins to 
decrease and decays to zero within 8ms. 
2) The Simulation Analysis under P-PTG Fault 
At 2.0s, a metallic P-PTG fault is applied in the middle of 
OHL12 and the simulation waveforms are shown in Fig. 16.  
As shown in Fig. 16(a), the ROCOV is smaller than -200 
kV/ms. Thus, the start-up element is activated. In Fig. 16(b) 
and Fig. 16(c), ∫VL12_0 > 20 kV*ms and ∫VL12_1>68 kV*ms. 
Hence, it is deemed to be an internal P-PTG fault. The fault 
current I12 rises to around 3kA. Subsequent to trip of DCCB12, 
I12 begins to decrease and decays to zero within 6ms, as shown 
in Fig. 16(d).  
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(d) Fault current 
Fig. 16.  Simulation waveforms of voltage and current under a metallic P-PTG 
fault.  
C. Influence of Fault Resistance 
To verify the influence of fault resistance on the proposed 
method, PTP and P-PTG faults with different locations and 
resistances are applied. Values of ∫VL12_1 are shown in Fig. 17. 
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Fig. 17.  The values of ∫VL12_1 under faults with different resistances. 
As shown in Fig. 17, ∫VL12_1 decreases with the increase of 
fault resistance. However, when the fault resistance is no more 
than 200Ω, ∫VL12_1 under internal faults are always larger than 
the threshold while ∫VL12_1 under external faults are still 
smaller than it. Thus, the proposed method can identify faults 
with 200Ω resistance. 
D. Detection Time 
Traveling wave induced from fault point takes some time to 
arrive at the measurement position. Meanwhile, 
high-resistance faults require longer time to activate the 
start-up element and exceed the threshold for fault detection. 
Thus, a P-PTG fault with 200Ω resistance at the end of OHL12 
is applied to obtain the longest detection time at 2.0s. The 
result is shown in Table 7 and the state of DCCB12 is shown 
Fig. 18 (“1” represents the tripping of DCCBs). The 
simulation results demonstrate that the longest detection time 
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is less than 1.1ms. Thus, the scheme is fast for fault detection. 
Table 7  The detection time of the different protection 
Parameter Value 
Fault resistance 200Ω 
Fault position at the end of OHL12 
Start-up 
Propagation time of traveling-wave 0.8ms 
Total delay for fault start-up element 0.82ms 
Total Detection Delay 1.04ms 
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Fig. 18.  The state of DCCB12 under P-PTG fault with 200Ω resistance at the 
end of OHL12. 
VI. ROBUST ANALYSIS 
A. Influence of Change of Operation Mode 
Further studies are conducted to test the impact of change 
of operation mode on the proposed protection strategy. At 1.5s, 
active power of each converter reverses. At 2.0s, the system 
power recovers to steady state, as shown in Fig. 19(a). At 4s, a 
metallic PTP fault is applied in the middle of OHL12.  
In Fig. 19(b), although power reversal causes a large power 
fluctuation, the fluctuation of DC line voltage is small and the 
start-up element is not activated. After power reversal, a PTP 
fault occurs in the middle of OHL12. The DC voltage drops 
rapidly and the start-up element is activated. Since ∫VL12_1 is 
larger than 275kV*ms, the fault can be identified to be internal 
correctly, as shown in Fig. 19 (c).  
To be concluded, power reversal has no influence on the 
proposed scheme. 
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(c)  Zero-mode and line-mode reactor voltages 
Fig. 19.  The simulation waveforms under power reversal.  
B. Influence of Noise 
To test the influence of noise, a 10db white noise is added 
into the measured signals and a metallic PTP fault is applied at 
F2. The waveform ∫VL12_1 is shown in Fig. 20. 
As can be shown, ∫VL12_1 is always smaller than 275 kV*ms. 
Thus, the fault is identified to be external.  
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Fig. 20.  The waveform of ∫VL12_1 when the SNR is 10db. 
More simulation cases with 10db, 20db, and 30db noise are 
conducted and the simulation results are shown in Table 8. To 
be concluded, the protection scheme has strong anti-noise 
ability and can achieve fault detection under 10db noise 
disturbance. 
Table 8  Influence of noise with different SNR on the proposed protection 
SNR (db) The situation of protection 
10 No action 
20 No action 
30 No action 
C. Influence of DCCB Operation 
At 2s, a metallic PTP fault is applied in the middle of 
OHL14, and tripping orders are issued to DCCB14 and 
DCCB41 at 2.0005s. To test the influence of DCCB14 and 
DCCB41 operation on relay CB12, ∫VL12_1 is measured, as 
shown in Fig. 21.  
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Fig. 21.  The waveform of ∫VL12_1 when DCCB14 and DCCB41 are tripped.  
During the trip of DCCB14 and DCCB41, ∫VL12_1 is always 
smaller than 275 kV*ms, which will not bring about the false 
operation of relay CB12. Thus, DCCB operation has no impact 
on the relay CB12. 
D. Influence of the Size of CLR 
Voltage of C LR is proportional to the size of CLR. Thus, 
small CLR will lead to difficulty of threshold setting. 
Meanwhile, the smaller the CLR, the less obvious the 
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boundary characteristics. For further study on influence of the 
size of CLR, reactors vary from the 100mH to 200mH, and 
internal PTP faults with 200Ω resistance and external metallic 
PTP faults are applied respectively. Simulation results are 
shown in Fig. 22, where the fault position -0.25 represents the 
F2 fault. 
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Fig. 22.  The value of ∫VL12_1under different faults with different reactors.  
In Fig. 22, when CLR is 100mH, the difference of ∫VL12_1 
between external and internal faults is small, leading to the 
decreased detection accuracy to fault resistance. With the 
increase of CLR size, difference of ∫VL12_1 becomes more 
obvious and the robustness of the protection scheme enhances. 
E. Response to AC Faults 
To test the impacts of AC faults on DC fault protection, a 
metallic three-phase AC fault FAC1 is applied at the secondary 
side of power transformers close to AC system S1 at 2.0s, as 
shown in Fig. 23. 
In Fig. 23(a) and (b), the DC line voltage Vdc12 drops slowly 
during initial stage of AC fault and the rate of change of DC 
voltage dVdc12/dt is less than -200 kV/ms at 2.012s, thereby 
triggering the fault start-up element. The integral of the change 
of DC line voltage (∫|∆Vdc12|) under this circumstance is 186 
kV*ms, which is larger than that under the PTG DC fault with 
200Ω resistance at the end of OHL12. The specific comparison 
is presented in Fig. 23(c) and Fig. 24 (b), which demonstrates 
that ∫|∆Vdc12| cannot identify the internal DC faults and AC 
faults.  
In addition, in Fig. 23(a), the minimum value of DC line 
voltage Vdc12 is 352kV under AC fault while it is larger than 
400kV under DC fault, as shown in Fig. 24 (a). Thus, the 
low-voltage criterion is also sensitive to AC faults.  
However, the measured ∫VL12_1 under AC fault FAC1 is 
negative, as shown in Fig. 23(b). Hence, the AC fault FAC1 will 
be deemed to be external and it will not lead to the false 
operation of the proposed method.  
To further verify the robustness of the proposed method to 
AC faults, a metallic three-phase AC fault FAC2 is tested at AC 
system S2. When the AC short circuit fault FAC2 occurs, the 
DC line voltage will have a small fluctuation and not activate 
the start-up element. Thus, the proposed protection scheme is 
not affected by AC faults. 
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Fig. 23.  The simulation waveforms under a metallic AC fault at S1. 
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Fig. 24.  The simulation waveforms under a PTG fault with 200Ω resistance at 
the end of OHL12. 
F. Comparison with Other Protection Methods 
1) The DC Reactor Voltage Change Rate (RVCR) Method in 
[12] 
The topology for the simulation is shown in Fig. 1 and the 
specific parameter is shown in Table 4. Taking DCCB 12 as an 
example, apply a P-PTG fault with 200Ω resistance in the 
middle of OHL12 (F12) at 2s. The measured RVCR is 
2000kV/ms, as shown in Fig. 25 (a). Apply a metallic P-PTG 
fault at F2 at 2s. The measured RVCR is 2284kV/ms, as shown 
in Fig. 25 (b). It can be seen that the RVCR during an external 
fault F2 is higher than that during an internal fault (F12). Thus, 
the RVCR cannot be applied to the P-PTG faults.  
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Fig. 25. Simulation results using RVCR method. 
2) The DC Reactor Voltage Method in [13] 
Taking DCCB 12 as an example, apply a PTG fault with 
100Ω resistance at the head of OHL12 (F12) at 2s. The 
measured reactor voltage of faulted pole (RVOFP) is smaller 
than 300kV, as shown in Fig. 26 (a). Apply a metallic PTP 
fault at F2 at 2s. The measured RVOFP exceeds 300kV, as 
shown in Fig. 26 (b). It can be seen the RVOFP during an 
external fault F2 is higher than that during an internal fault 
(F12). Thus, using the RVOFP criterion, the internal faults with 
high fault resistance cannot be identified.  
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(b) RVOFP during external fault (F2) 
Fig. 26. Simulation results using RVCR method. 
3) The Rate of Change of Voltage (ROCOV) Method in [9] 
Taking DCCB 12 as an example, applying a PTG fault with 
200Ω resistance at the head of OHL12 (F12) and a metallic 
PTP fault at F2 at 2s respectively, the measured ROCOVs are 
shown in Fig. 27. 
1.995 2 2.005
-1500
0
1500
R
O
C
O
V
 (
kV
/m
s)
1.9999 2 2.0001
-1350
0
2.011.99
Time(s)  
(a) ROCOV during internal fault (F12) 
1.995 2 2.005 2.01
-1500
0
1500
Time(s)
R
O
C
O
V
 (
kV
/m
s)
2 2.001 2.002-1450
0
1.99
 
(b) ROCOV during external fault (F2) 
Fig. 27. Simulation results using ROCOV with different fault resistances. 
It can be seen that measured ROCOV at F12 is larger than 
that at F2, which demonstrates that the ROCOV based method 
cannot work under high fault resistance.  
Applying a metallic P-PTG fault at head of OHL12 (F12) 
and a metallic PTP fault with 20db noise at F2 respectively, the 
measured ROCOVs are shown in Fig. 28. It can be seen that 
measured ROCOV at F12 is larger than that at F2, which 
demonstrates that the ROCOV based method is vulnerable to 
noise.  
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Fig. 28. Simulation results using ROCOV with noise. 
VII. CONCLUSION  
A fast and selective protection scheme based on 
modal-domain analysis for overhead MMC based DC grids is 
proposed in this paper. Using the modal-domain analysis, the 
dependency of positive and negative poles of overhead lines is 
decoupled. From the theoretical analysis and simulations, it 
can be concluded that, 
1) The PTG and PTP fault analysis under modal-domain are 
conducted respectively, which provides the theoretical basis 
for the design of protection algorithm.  
2) The derivative of DC line voltage (dVdc/dt) is adopted as 
the start-up element. Then, the zero-mode reactor voltage 
(∫VL12_0) is employed to select the faulted pole. The line-mode 
reactor voltage (∫VL12_0) is employed to identify the internal 
and external faults. 
3) The proposed method can identify faults with fault 
resistance as high as 200Ω and it is immune to noise with 10dB. 
By only using local measurements, the proposed protection 
scheme is fast, no more than 1.1ms. In addition, the method is 
not affected by DCCB interruptions, operating conditions and 
AC faults. Quantities of simulation results demonstrate that the 
smaller current-limiting reactor will reduce the sensitivity to 
fault resistance and the protection can work well when the 
CLR is larger than 100mH. 
4) In comparison with similar schemes, such as RVCR, 
RVOFP and ROCOV, the proposed method has advantages 
over the capability of the faulted pole selection, the robustness 
to high-resistance and noise disturbance. 
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